Hongsheng LiuandWeiQing Chen
f22944eea4
Signed-off-by: hsliu <liuhongsheng4@huawei.com> Signed-off-by: Hongsheng Liu <liuhongsheng4@huawei.com> Co-authored-by: WeiQing Chen <40507679+david6666666@users.noreply.github.com>
20 lines
552 B
Markdown
20 lines
552 B
Markdown
# Design Documents
|
|
|
|
This section contains design documents and architecture specifications for vLLM-Omni.
|
|
|
|
## Architecture Documents
|
|
|
|
- [Architecture Overview](architecture_overview.md)
|
|
|
|
## Feature Design Documents
|
|
|
|
- [Disaggregated Inference](feature/disaggregated_inference.md)
|
|
- [Multi-Request Streaming](feature/multi_request_streaming.md)
|
|
- [Ray-based Execution](feature/ray_based_execution.md)
|
|
|
|
## Module Design Documents
|
|
|
|
- [AR Module](module/ar_module.md)
|
|
- [DIT Module](module/dit_module.md)
|
|
- [Entrypoint Module](module/entrypoint_module.md)
|