nodeeeeee
|
b65f97bc48
|
[Feature] Add MiniMax H3 res_multistep sampler (#8378)
Signed-off-by: nodeeeeee <zhangkai.nodeee@gmail.com>
|
2026-10-04 07:26:19 +00:00 |
|
汪志鹏
|
a038b38179
|
[Model] Add MiniMax-H3 latent super-resolution and hi-res refinement (#8322)
Signed-off-by: princepride <wangzhipeng628@gmail.com>
|
2026-10-01 14:24:40 +08:00 |
|
 
|
7266fc6138
|
[Bugfix] Avoid enlarging MiniMax H3 reference images and videos (#8253)
Signed-off-by: lishunyang12 <lishunyang12@users.noreply.github.com>
Co-authored-by: lishunyang12 <lishunyang12@users.noreply.github.com>
Co-authored-by: Roger Wang <hey@rogerw.io>
|
2026-09-28 20:12:53 +00:00 |
|
 
|
535bd35b42
|
[Perf] Add reusable exact projection caching with MiniMax-H3 integration (#7987)
Signed-off-by: lishunyang12 <lishunyang12@users.noreply.github.com>
Signed-off-by: Armaan Amatya <armaanamatya2014@gmail.com>
Co-authored-by: lishunyang12 <lishunyang12@users.noreply.github.com>
Co-authored-by: Armaan Amatya <38102001+armaanamatya@users.noreply.github.com>
|
2026-09-24 23:30:42 +08:00 |
|
汪志鹏
|
139a47a578
|
[Model] Add MiniMax-H3 long-video latent continuation with driving audio (#7838)
Signed-off-by: princepride <wangzhipeng628@gmail.com>
|
2026-09-20 23:44:33 +08:00 |
|
WeiQing Chen
|
cb439f3e84
|
[Diffusion][Model] Add direct FastH3 8-Step V2 checkpoint loading (#7610)
Signed-off-by: david6666666 <530634352@qq.com>
|
2026-09-17 08:41:52 +00:00 |
|
 
|
d554e6b67e
|
[feat] Extend disaggregated MiniMax-H3 stage with VAE encoders (#6939)
Signed-off-by: asukaqaq-s <1311722138@qq.com>
Signed-off-by: Jader <yjader@foxmail.com>
Co-authored-by: Jader <yjader@foxmail.com>
Co-authored-by: Hongsheng Liu <liuhongsheng4@huawei.com>
|
2026-09-16 16:52:35 +08:00 |
|
Linze Shi
|
e78a5d01f7
|
[Frontend] Add MiniMax-H3 references and Ref2VA workflow (#7483)
Signed-off-by: Linze-Shi <linzeshi0@gmail.com>
|
2026-09-16 08:30:16 +00:00 |
|
heyuanliu-intel
|
40f8e94400
|
[Model][MiniMax-H3] Multi-GPU serving fixes and layer-wise offload component selection (#7047)
Signed-off-by: heyuanliu-intel <heyuan.liu@intel.com>
|
2026-09-14 10:02:30 -07:00 |
|
 汪志鹏andClaude Opus 5
|
af74a5a155
|
[Feature][MiniMax-H3] Support the full LightX2V Turbo LoRA matrix (#7062)
Co-authored-by: Claude Opus 5 <noreply@anthropic.com>
|
2026-09-06 20:23:36 +08:00 |
|
SYLAR
|
ea3cf99894
|
[diffusion][feature] Add component-selective offload policies (#5929)
Signed-off-by: lishunyang12 <lishunyang12@163.com>
|
2026-09-06 05:40:09 +08:00 |
|
Bo Li
|
5d20f6b900
|
[Doc] Refine TRTLLM attention guidance (#6724)
Signed-off-by: Bo Li <22713281+bobboli@users.noreply.github.com>
|
2026-09-02 19:42:37 +08:00 |
|
汪志鹏
|
c59b48b47e
|
[Feature][MiniMax-H3] Complete VSA and Ulysses support (#6909)
Signed-off-by: princepride <wangzhipeng628@gmail.com>
Signed-off-by: 汪志鹏 <wangzhipeng628@gmail.com>
|
2026-09-02 07:19:21 -04:00 |
|
 汪志鹏andHongsheng Liu
|
86b85c078b
|
[Feature][MiniMax-H3] Fuse the FastH3 four-step adapter at load time (#6714)
Signed-off-by: princepride <wangzhipeng628@gmail.com>
Signed-off-by: Hongsheng Liu <liuhongsheng4@huawei.com>
Co-authored-by: Hongsheng Liu <liuhongsheng4@huawei.com>
|
2026-08-31 12:04:58 +08:00 |
|
 mokekeandmokashliu
|
1a9d598d2b
|
[Frontend] Encode interleaved video frames in parallel (#6776)
Signed-off-by: mokashliu <mokashliu@tencent.com>
Co-authored-by: mokashliu <mokashliu@tencent.com>
|
2026-08-31 07:04:27 +08:00 |
|
 Zijun HuangandWeiQing Chen
|
08cdee8dc4
|
[Feature] Support MiniMax-H3 FlashGen native LoRA with the legacy manager (#6666)
Signed-off-by: Zijun Huang <zijunhua@usc.edu>
Co-authored-by: WeiQing Chen <40507679+david6666666@users.noreply.github.com>
|
2026-08-29 06:52:19 +00:00 |
|
 Mu GuanLinandHongsheng Liu
|
59cf3add40
|
[Feature] Support MiniMax-H3 Turbo LoRA with DLO (#6550)
Signed-off-by: mglyn <1203789601@qq.com>
Co-authored-by: Hongsheng Liu <liuhongsheng4@huawei.com>
|
2026-08-26 16:15:47 +08:00 |
|
  
|
d150a4fde7
|
[Feature][MiniMax-H3] Support diffusion continuous batching (#5810)
Signed-off-by: princepride <wangzhipeng628@gmail.com>
Signed-off-by: lishunyang12 <lishunyang12@163.com>
Co-authored-by: Claude Opus 5 <noreply@anthropic.com>
Co-authored-by: lishunyang12 <lishunyang12@163.com>
Co-authored-by: Cursor <cursoragent@cursor.com>
|
2026-08-24 21:08:53 +08:00 |
|
 Mu GuanLinandHongsheng Liu
|
3d035bfa19
|
[Feature] Support MiniMax-H3 Turbo LoRA with the legacy manager (#6476)
Signed-off-by: mglyn <1203789601@qq.com>
Co-authored-by: Hongsheng Liu <liuhongsheng4@huawei.com>
|
2026-08-24 06:21:42 +08:00 |
|
 Zhang BowenandHongsheng Liu
|
4882a36c41
|
[Model][Frontend] MiniMax-H3: Add opt-in planar video response encoding (#6288)
Signed-off-by: MosCloud <bwzhang1991@163.com>
Co-authored-by: Hongsheng Liu <liuhongsheng4@huawei.com>
|
2026-08-22 04:04:14 +00:00 |
|
Hongsheng Liu
|
284e05c88b
|
[Core] Support online FP8 with DLO AllGather (#6279)
Signed-off-by: Hongsheng Liu <liuhongsheng4@huawei.com>
|
2026-08-18 23:48:07 +08:00 |
|
 SYLARandHongsheng Liu
|
d1e230c95b
|
[Diffusion][Quantization] Enable MiniMax-H3 global FP8 with DLO (#5910)
Signed-off-by: lishunyang12 <lishunyang12@163.com>
Co-authored-by: Hongsheng Liu <liuhongsheng4@huawei.com>
|
2026-08-15 23:01:26 +08:00 |
|
 Diya Pengandlishunyang12
|
45629a8e26
|
[MiniMax-H3] TeaCache support and Cache-DiT validation (#5840)
Signed-off-by: dpeng123 <diyapeng123@gmail.com>
Signed-off-by: lishunyang12 <lishunyang12@163.com>
Co-authored-by: lishunyang12 <lishunyang12@163.com>
|
2026-08-09 15:07:21 +00:00 |
|
amd-xiaoyu12
|
f01e4bdddc
|
[Recipe] Document MiniMax H3 ROCm (gfx950) BF16 serving (#5723)
Signed-off-by: Xiao Yu <xiao.yu@amd.com>
Signed-off-by: amd-xiaoyu12 <xiao.yu@amd.com>
|
2026-08-09 22:18:24 +08:00 |
|
Mu GuanLin
|
d8c35663b4
|
[Model][Feat] Support Minimax-H3 quality grading requests through dynamic loading/unloading with Cache-DiT (#5853)
Signed-off-by: mglyn <1203789601@qq.com>
|
2026-08-07 09:07:23 +00:00 |
|
  
|
48298030d4
|
[Diffusion] Add Minimax-H3 modular pipeline support (#5720)
Signed-off-by: Isotr0py <Isotr0py@outlook.com>
Signed-off-by: lishunyang12 <lishunyang12@163.com>
Signed-off-by: David Chen <530634352@qq.com>
Co-authored-by: lishunyang12 <lishunyang12@163.com>
Co-authored-by: SYLAR <125541396+lishunyang12@users.noreply.github.com>
Co-authored-by: David Chen <530634352@qq.com>
|
2026-08-06 11:43:23 +00:00 |
|
 
|
d219d93bbb
|
[Attention] Refine TRTLLM attention support for MiniMax H3 (#5779)
Signed-off-by: Bo Li <22713281+bobboli@users.noreply.github.com>
Signed-off-by: lishunyang12 <lishunyang03@gmail.com>
Signed-off-by: lishunyang12 <lishunyang12@163.com>
Co-authored-by: lishunyang12 <lishunyang03@gmail.com>
Co-authored-by: lishunyang12 <lishunyang12@163.com>
|
2026-08-06 09:38:17 +00:00 |
|
 SYLARandlishunyang12
|
1c2a81f6d8
|
feat(minimax-h3): enable 2x RTX 4090/5090 with DLO (#5764)
Signed-off-by: lishunyang12 <lishunyang03@gmail.com>
Signed-off-by: lishunyang12 <lishunyang12@163.com>
Co-authored-by: lishunyang12 <lishunyang03@gmail.com>
|
2026-08-06 09:02:29 +08:00 |
|
Zeyu Huang | 黃澤宇
|
556c5f88a0
|
[skip ci][Doc] add comfyui hint for Minimal-H3 (#5785)
Signed-off-by: Huang, Zeyu <11222265+fhfuih@users.noreply.github.com>
|
2026-08-05 11:12:06 +00:00 |
|
WeiQing Chen
|
ae7bee0c43
|
[Feature] Align MiniMax H3 official input matrix (#5752)
Signed-off-by: david6666666 <530634352@qq.com>
|
2026-08-05 07:12:01 +00:00 |
|
Mu GuanLin
|
b9a51592f0
|
[Model][Feat] MiniMax H3 online FP8 support (#5737)
Signed-off-by: mglyn <1203789601@qq.com>
|
2026-08-04 11:35:01 +00:00 |
|
Isotr0py
|
24741961eb
|
[Model] Add MiniMax H3 diffusion support (#5691)
|
2026-08-03 14:10:40 +08:00 |
|