Logo
Explore Help
Sign In
anodyine/vllm-omni
Watch 1
Star 0 Fork 0
Code Issues 4 Pull Requests 2 Actions Packages Projects Releases Wiki Activity
Files
fa94f41807b75e970080bbcdcff0cb3beedebe0a
vllm-omni/vllm_omni/config
T
History
akshatvishuandHongsheng Liu 2fa4c7a4a9 [Model] Add Ming-omni-tts dense 0.5B pipeline (#2906)
Signed-off-by: akshatvishu <akshatnayak197@gmail.com>
Co-authored-by: Hongsheng Liu <liuhongsheng4@huawei.com>
2026-06-10 20:11:04 +08:00
..
__init__.py
[Refactor] Remove dead legacy pipeline.yaml loader and duplicate diff… (#4023)
2026-06-09 07:34:35 +08:00
lora.py
[Feature] Diffusion LoRA Adapter Support (PEFT compatible) for vLLM alignment (#758)
2026-01-27 10:22:40 +08:00
model.py
[Perf][TTS] Bounded-K active-stream window for Stage 1 (RFC #3535) (#3592)
2026-06-01 21:59:10 +08:00
pipeline_registry.py
[Model] Add Ming-omni-tts dense 0.5B pipeline (#2906)
2026-06-10 20:11:04 +08:00
stage_config.py
[Model] Add Ming-omni-tts dense 0.5B pipeline (#2906)
2026-06-10 20:11:04 +08:00
yaml_util.py
[Config Refactor][1/2] Model Pipeline Configuration System (#1115)
2026-03-12 21:09:34 +08:00
Powered by Gitea Version: 28.1.0 Page: 53ms Template: 1ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API