Logo
Explore Help
Sign In
anodyine/vllm-omni
Watch 1
Star 0 Fork 0
Code Issues 4 Pull Requests 2 Actions Packages Projects Releases Wiki Activity
Files
fa639b889e50d28a3cbe88b20b2e94cdc56bdf65
vllm-omni/tests/model_executor/models/cosyvoice3
T
History
ChangXiong Denganddengchangxiong f420cfcfbf [NPU][CosyVoice3] Add CPU STFT fallback (#7520)
Signed-off-by: dengchangxiong <dengchangxiong1@huawei.com>
Co-authored-by: dengchangxiong <dengchangxiong1@huawei.com>
2026-09-15 18:06:41 -07:00
..
test_cosyvoice3_components.py
[NPU][CosyVoice3] Add CPU STFT fallback (#7520)
2026-09-15 18:06:41 -07:00
test_cosyvoice3_config.py
[tts][bugfix] Fix CosyVoice3 sampling and stage handoff (#6424)
2026-08-22 21:20:57 -07:00
test_cosyvoice3_model_helpers.py
Optimize CosyVoice3 Stage1 flow batching (#4876)
2026-09-12 20:31:49 +08:00
test_cosyvoice3_utils.py
[CI] Reorganize the L1 L2 use cases and add markers (#2449)
2026-04-09 10:31:21 +08:00
test_flow_estimator_trt.py
[Bugfix][TTS] Make CosyVoice3 TRT plan publication concurrency-safe (#6955)
2026-09-03 06:44:42 +00:00
Powered by Gitea Version: 28.1.0 Page: 64ms Template: 1ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API