This website requires JavaScript.
Explore
Help
Sign In
anodyine
/
vllm-omni
Watch
1
Star
0
Fork
0
Code
Issues
4
Pull Requests
2
Actions
Packages
Projects
Releases
Wiki
Activity
Files
bfb730ed5048b9d4f2b5d84f03c68c7fed1385e8
vllm-omni
/
vllm_omni
/
diffusion
/
models
/
schedulers
T
History
Ayush Agarwal
dc8a9e2f17
[Model] feat: FastGen DMD2-distilled Wan 2.1 pipelines (T2V, I2V) (
#2749
)
...
Signed-off-by: ayushag <
ayushag@nvidia.com
>
2026-04-20 21:21:43 +08:00
..
__init__.py
[Model] feat: FastGen DMD2-distilled Wan 2.1 pipelines (T2V, I2V) (
#2749
)
2026-04-20 21:21:43 +08:00
base.py
[bugfix] use unipc scheduler for Wan 2.2 (
#804
)
2026-01-16 12:31:25 +00:00
scheduling_dmd2_euler.py
[Model] feat: FastGen DMD2-distilled Wan 2.1 pipelines (T2V, I2V) (
#2749
)
2026-04-20 21:21:43 +08:00
scheduling_flow_unipc_multistep.py
[bugfix] use unipc scheduler for Wan 2.2 (
#804
)
2026-01-16 12:31:25 +00:00
