This website requires JavaScript.
Explore
Help
Sign In
anodyine
/
vllm-omni
Watch
1
Star
0
Fork
0
Code
Issues
4
Pull Requests
2
Actions
Packages
Projects
Releases
Wiki
Activity
Files
50dcc5086b23b9611fbff4ad6f6ebeabbba35c72
vllm-omni
/
docs
/
design
/
module
/
dit_module_design.md
T
Hongsheng Liu
892f837c5a
update docs/readme.md and design folder (
#234
)
...
Signed-off-by: hsliu <
liuhongsheng4@huawei.com
>
2025-12-08 08:24:16 +00:00
52 B
Raw
Blame
History
Architecture design of the DiT module (update soon)
Reference in new issue
View Git Blame
Copy Permalink