 R0CKSTAR
|
260db8bab5
|
[Bugfix][Diffusion] Fix MiniMax-H3 model-level CPU offload residency (#6072)
Signed-off-by: Xiaodong Ye <xiaodong.ye@mthreads.com>
|
2026-08-21 10:30:53 +00:00 |
|
|
SYLARandHongsheng Liu
|
d1e230c95b
|
[Diffusion][Quantization] Enable MiniMax-H3 global FP8 with DLO (#5910)
Signed-off-by: lishunyang12 <lishunyang12@163.com>
Co-authored-by: Hongsheng Liu <liuhongsheng4@huawei.com>
|
2026-08-15 23:01:26 +08:00 |
|
|
R0CKSTAR
|
022d7a7695
|
[Perf][Diffusion] Avoid redundant MiniMax-H3 reference video scans (#6064)
Signed-off-by: Xiaodong Ye <xiaodong.ye@mthreads.com>
|
2026-08-14 15:49:26 +08:00 |
|
|
Zijun HuangandWeiQing Chen
|
1a56953d7a
|
[NPU][Model] Add distilled 4-step sigma schedule support for MiniMax H3 t2va (#5991)
Signed-off-by: Zijun Huang <zijunhua@usc.edu>
Co-authored-by: WeiQing Chen <40507679+david6666666@users.noreply.github.com>
|
2026-08-11 13:46:10 +08:00 |
|
|
WeiQing Chen
|
1f65814fab
|
[CI] Align MiniMax H3 Ref2VA inputs and add I2VA/Ref2VA accuracy coverage (#5978)
Signed-off-by: david6666666 <530634352@qq.com>
|
2026-08-11 13:36:37 +08:00 |
|
|
ooooooye
|
740f45abcd
|
[Perf][Diffusion] MiniMax-H3: opt into packed varlen attention on NPU to eliminate quadratic mask materialization (#5891)
Signed-off-by: brandneway <gyuan4892@gmail.com>
|
2026-08-10 19:47:03 +08:00 |
|
|
Shenglei FuandClaude Opus 5
|
81b48e83ec
|
[Model] Fail MiniMax H3 encoder load when a weight or fused shard is missing (#5824)
Signed-off-by: Shenglei Fu <sfu@confluent.io>
Co-authored-by: Claude Opus 5 (1M context) <noreply@anthropic.com>
|
2026-08-08 13:14:00 +08:00 |
|
|
Mu GuanLin
|
d8c35663b4
|
[Model][Feat] Support Minimax-H3 quality grading requests through dynamic loading/unloading with Cache-DiT (#5853)
Signed-off-by: mglyn <1203789601@qq.com>
|
2026-08-07 09:07:23 +00:00 |
|
|
|
48298030d4
|
[Diffusion] Add Minimax-H3 modular pipeline support (#5720)
Signed-off-by: Isotr0py <Isotr0py@outlook.com>
Signed-off-by: lishunyang12 <lishunyang12@163.com>
Signed-off-by: David Chen <530634352@qq.com>
Co-authored-by: lishunyang12 <lishunyang12@163.com>
Co-authored-by: SYLAR <125541396+lishunyang12@users.noreply.github.com>
Co-authored-by: David Chen <530634352@qq.com>
|
2026-08-06 11:43:23 +00:00 |
|
|
SYLARandlishunyang12
|
1c2a81f6d8
|
feat(minimax-h3): enable 2x RTX 4090/5090 with DLO (#5764)
Signed-off-by: lishunyang12 <lishunyang03@gmail.com>
Signed-off-by: lishunyang12 <lishunyang12@163.com>
Co-authored-by: lishunyang12 <lishunyang03@gmail.com>
|
2026-08-06 09:02:29 +08:00 |
|
|
WeiQing Chen
|
ae7bee0c43
|
[Feature] Align MiniMax H3 official input matrix (#5752)
Signed-off-by: david6666666 <530634352@qq.com>
|
2026-08-05 07:12:01 +00:00 |
|
|
Isotr0py
|
24741961eb
|
[Model] Add MiniMax H3 diffusion support (#5691)
|
2026-08-03 14:10:40 +08:00 |
|