 hsliuustc0106
|
1843f05ced
|
[Model] Optimize MiniMax-H3 DLO component lifecycle
Signed-off-by: hsliuustc0106 <liuhongsheng4@huawei.com>
|
2026-08-25 17:58:08 +08:00 |
|
|
SYLARandHongsheng Liu
|
d1e230c95b
|
[Diffusion][Quantization] Enable MiniMax-H3 global FP8 with DLO (#5910)
Signed-off-by: lishunyang12 <lishunyang12@163.com>
Co-authored-by: Hongsheng Liu <liuhongsheng4@huawei.com>
|
2026-08-15 23:01:26 +08:00 |
|
|
Wenjia LiandHongsheng Liu
|
38a2500bdf
|
[Perf] MiniMax H3 Qwen3-VL support fused RMSNorm on NPU (#5915)
Signed-off-by: Wenjia Li <wjialish@gmail.com>
Signed-off-by: Hongsheng Liu <liuhongsheng4@huawei.com>
Co-authored-by: Hongsheng Liu <liuhongsheng4@huawei.com>
|
2026-08-12 19:12:54 +08:00 |
|
|
Shenglei FuandClaude Opus 5
|
81b48e83ec
|
[Model] Fail MiniMax H3 encoder load when a weight or fused shard is missing (#5824)
Signed-off-by: Shenglei Fu <sfu@confluent.io>
Co-authored-by: Claude Opus 5 (1M context) <noreply@anthropic.com>
|
2026-08-08 13:14:00 +08:00 |
|
|
SYLARandlishunyang12
|
1c2a81f6d8
|
feat(minimax-h3): enable 2x RTX 4090/5090 with DLO (#5764)
Signed-off-by: lishunyang12 <lishunyang03@gmail.com>
Signed-off-by: lishunyang12 <lishunyang12@163.com>
Co-authored-by: lishunyang12 <lishunyang03@gmail.com>
|
2026-08-06 09:02:29 +08:00 |
|
|
Isotr0py
|
24741961eb
|
[Model] Add MiniMax H3 diffusion support (#5691)
|
2026-08-03 14:10:40 +08:00 |
|